We demonstrate an ultracompact photonic chip-based all-optical exclusive-OR (XOR) gate via four-wave mixing in a dispersion-engineered silicon photonic crystal waveguide. We achieve error-free operation for 40 Gbit/s differential phase shift keying (DPSK) signals at 30mW powers.
Introduction
In order to meet the bandwidth demands of future communication systems, active all-optical approaches to signal processing are required to overcome the bottleneck in bandwidth of optical-electronic-optical conversion prevalent in current systems. On the device side, all-optical logic functions employing differential phase shift keying (DPSK) have been demonstrated in a variety of platforms [1] [2] [3] . From an energy and integration perspective, low threshold nonlinearities in photonic crystals have been studied extensively [4, 5] . The periodic lattice of the photonic crystal gives rise to coherent Bragg reflections leading to so-called 'slow-light' effects in which the light travels at a decreased group velocity, v g , increasing light intensity inside the photonic crystal even though small energies are injected. Over the past few years, slow-light enhanced nonlinear processes such as soliton generation [6] , self-phase modulation [7, 8] , and third-harmonic generation [9] have been demonstrated in photonic crystal waveguides.
Most recently, four-wave mixing (FWM) in photonic crystals was realized by several groups [10] [11] [12] [13] . Here we unite these functionalities in a non-degenerate FWM scheme to demonstrate an all-optical exclusive-OR (XOR) gate, in a 396 μm long silicon photonic crystal waveguide, with 40 Gbit/s return-to-zero (RZ) DPSK signals. The short length of this waveguide suggests the potential of incorporating such devices in future all-optical communication systems and integrated circuits. 
All-optical XOR gate operating principal and description of sample
The all-optical XOR operation arises from the non-degenerate four-wave mixing of two phase encoded data signals at λ 1 and λ 2 with a CW probe at λ p . This generates an XOR output at the idler wavelength λ i inside the PhCWG, Fig. 1(a) . The phases of the data channels mix according to: [14] , with φ p contributing "0" as a CW signal. Thus the generated idler, extracted with a bandpass filter (BPF), contains the 0 or π states at the output of the XOR gate, "0" and "2π" being equivalent. The full truth table of the device, Fig. 1(b) , also indicates the output after demodulation in a one-bit interferometer.
The device is a 396 μm long dispersion engineered silicon PhCWG air-suspended structure with mode 978-0-9775657-7-1 © 2011 AOSconverters to enhance power injection to the device. The adapters include short (100 μm) Si channel waveguide sections, which contribute negligibly to the nonlinear process [10] . The photonic crystal region exhibits slowlight properties, inducing large intensity in the waveguide, Fig. 1(c) .The measured group index n g is ~ 30 with a near constant GVD dispersion ensuring efficient phase matching of the four-wave mixing process, Fig. 1(d ) [15] . The 12 nm bandwidth around 1540 nm is sufficient to accommodate the two 40 Gb/s data channels, CW signal probe, and generated idler. The linear propagation loss in the slow light region was estimated from cutback measurements to be 65 dB/cm [10] with a total insertion loss of ~ -11.8 dB.
Description of experiment
Two 40 Gbit/s RZ-DPSK signals were generated from two CW sources at λ 1 =1538.1 nm and λ 2 =1539.5 nm (P ave ~ 30 mW, or ~ 10mW in the waveguide for each data signal) and Mach-Zender modulators (MZ). The first MZ which carves out the 40 GHz RZ pulses with 33% duty cycle while the second encodes a 40 GBit/s pseudorandom bit sequence (PRBS) of 2 6 -1 pattern length .The two DPSK signals were amplified, then demultiplexed spectrally in a pulse shaper [15] , with one of the branches passing through a delay line to separate the signals temporally. These signals are then mixed with the CW signal (P ave ~ 30 mW, ~10mW coupled) via a coupler before being sent to the chip. The three signals combined for a total of 30 mW coupled to the wavguide. We measured negligible two-photon absorption in the Si waveguide at this power level. Each channel had a polarization controller to ensure proper alignment to the device TE mode (transmission in the plane of the slab). The small collected signal is amplified, with the XOR idler then extracted by 1 nm filter before being demodulated, filtered again to improve the optical signal-to-noise ratio (OSNR) and detected by a 40 Gbit/s receiver. A typical output spectra is seen in Fig. 1(e) . The 396 μm device achieves the XOR operation at estimated energy of ~ 250 fJ/bit. Figure 2 (a) shows the demodulated temporal waveforms captured on a sampling oscilloscope of the data and XOR channels. One can see the FWM idler is the XOR output from the two input DPSK channels. The eye diagrams of the 40 Gbit/s signals after the chip and demodulation are seen in Fig. 2(b) . While the eyes of the data signals are relatively crisp, the XOR product is noisier due to the small energy of the idler coming from the photonic chip. We then performed bit-error-rate (BER) measurements, Fig. 2(c) , observing 'error-free' (BER<10 -9 ) operation. In addition to the XOR product, we measured each data channel off the chip as well. While the data signals experienced a power penalty of ~ 2-3 dB, the generated XOR product experienced ~ 6 dB. These results could be improved with better collection efficiency, or use of an ultralow noise amplifier on the idler. As collecting the light off chip is the largest source of loss, one can presume improved operation if the output were employed in other on-chip functions, as envisioned in future photonic integrated circuits. 
Results and discussion

Conclusion
We have demonstrated an all-optical XOR gate using non-degenerate four-wave mixing in a dispersionengineered photonic crystal waveguide for 40 Gbit/s DPSK signals. Error-free XOR operation in our 396 μm long device was achieved with a 6 dB power penalty. Operation with faster data rates should be possible with broader bandwidth devices. The compact form suggests such devices could be suitable for integration with other PhC devices on the chip scale.
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